Minimum qualifications:

• Bachelor's degree in Mechanical Engineering, Electrical Engineering, Industrial Engineering, or equivalent practical experience.

• 8 years of experience with EDA tool workflows in semiconductor environments.

• Experience with scripting languages (e.g., Python, Bash, Tcl) for workflow automation and data visualization.

• Experience developing and supporting ASIC physical design flows, methodologies in process nodes, ASIC physical design, physical design flows, and methodologies.

• Experience with physical design processes (e.g., EDA tools, RTL to GDS workflows, developing checkers, and workflow auditing tools).

Preferred qualifications:

• Experience in extraction of ASIC design parameters, QOR metrics, and analyzing trends.

• Experience with closing blocks with multiple power regions with low power focus.

• Expertise in one or more aspects of physical design implementation, including 2.5D and 3DIC integration and signoff, IP integration, chip finishing issues.

• Proficiency in general software engineering principles (data structures, algorithms, profiling, optimization) and Object Oriented Programming languages such as C++.

Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

With your technical expertise, you lead projects in multiple areas of expertise (i.e., engineering domains or systems) within a data center facility, including construction and equipment installation/troubleshooting/debugging with vendors.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

• Develop, support, and execute implementation flows from RTL through GDS including some or all of the following: Synthesis, Floorplanning, Place and Route, Power/Clock Distribution, Extraction, etc.

• Collaborate with the central cad team to implement flows and methodologies to improve Performance, Power and Area (PPA) and Turn-Around-Time (TAT).

• Work with EDA vendors to resolve tool issues and bugs.

• Own and drive execution of Place and Route block during execution phase.

• Remove roadblocks for engineers in Auto Place and Route (APR) activities.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also https://careers.google.com/eeo/ and https://careers.google.com/jobs/dist/legal/OFCCPEEOPost.pdf If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form: https://goo.gl/forms/aBt6Pu71i1kzpLHe2.